FFmpeg
Loading...
Searching...
No Matches
asmdefs.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2015 Imagination Technologies Ltd
3 *
4 * This file is part of FFmpeg.
5 *
6 * FFmpeg is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * FFmpeg is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with FFmpeg; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21/**
22 * @file
23 * MIPS assembly defines from sys/asm.h but rewritten for use with C inline
24 * assembly (rather than from within .s files).
25 */
26
27#ifndef AVUTIL_MIPS_ASMDEFS_H
28#define AVUTIL_MIPS_ASMDEFS_H
29
30#include <stdint.h>
31
32#if defined(_ABI64) && _MIPS_SIM == _ABI64
33# define mips_reg int64_t
34# define PTRSIZE " 8 "
35# define PTRLOG " 3 "
36# define PTR_ADDU "daddu "
37# define PTR_ADDIU "daddiu "
38# define PTR_ADDI "daddi "
39# define PTR_SUBU "dsubu "
40# define PTR_L "ld "
41# define PTR_S "sd "
42# define PTR_SRA "dsra "
43# define PTR_SRL "dsrl "
44# define PTR_SLL "dsll "
45#else
46# define mips_reg int32_t
47# define PTRSIZE " 4 "
48# define PTRLOG " 2 "
49# define PTR_ADDU "addu "
50# define PTR_ADDIU "addiu "
51# define PTR_ADDI "addi "
52# define PTR_SUBU "subu "
53# define PTR_L "lw "
54# define PTR_S "sw "
55# define PTR_SRA "sra "
56# define PTR_SRL "srl "
57# define PTR_SLL "sll "
58#endif
59
60/*
61 * parse_r var, r - Helper assembler macro for parsing register names.
62 *
63 * This converts the register name in $n form provided in \r to the
64 * corresponding register number, which is assigned to the variable \var. It is
65 * needed to allow explicit encoding of instructions in inline assembly where
66 * registers are chosen by the compiler in $n form, allowing us to avoid using
67 * fixed register numbers.
68 *
69 * It also allows newer instructions (not implemented by the assembler) to be
70 * transparently implemented using assembler macros, instead of needing separate
71 * cases depending on toolchain support.
72 *
73 * Simple usage example:
74 * __asm__ __volatile__("parse_r __rt, %0\n\t"
75 * ".insn\n\t"
76 * "# di %0\n\t"
77 * ".word (0x41606000 | (__rt << 16))"
78 * : "=r" (status);
79 */
80
81/* Match an individual register number and assign to \var */
82#define _IFC_REG(n) \
83 ".ifc \\r, $" #n "\n\t" \
84 "\\var = " #n "\n\t" \
85 ".endif\n\t"
86
87__asm__(".macro parse_r var r\n\t"
88 "\\var = -1\n\t"
92 _IFC_REG(12) _IFC_REG(13) _IFC_REG(14) _IFC_REG(15)
93 _IFC_REG(16) _IFC_REG(17) _IFC_REG(18) _IFC_REG(19)
94 _IFC_REG(20) _IFC_REG(21) _IFC_REG(22) _IFC_REG(23)
95 _IFC_REG(24) _IFC_REG(25) _IFC_REG(26) _IFC_REG(27)
96 _IFC_REG(28) _IFC_REG(29) _IFC_REG(30) _IFC_REG(31)
97 ".iflt \\var\n\t"
98 ".error \"Unable to parse register name \\r\"\n\t"
99 ".endif\n\t"
100 ".endm");
101
102/* General union structure for clang adaption */
105 double f;
106};
107
108#endif /* AVCODEC_MIPS_ASMDEFS_H */
#define _IFC_REG(n)
Definition asmdefs.h:82
__asm__(".macro parse_r var r\n\t" "\\var = -1\n\t" _IFC_REG(0) _IFC_REG(1) _IFC_REG(2) _IFC_REG(3) _IFC_REG(4) _IFC_REG(5) _IFC_REG(6) _IFC_REG(7) _IFC_REG(8) _IFC_REG(9) _IFC_REG(10) _IFC_REG(11) _IFC_REG(12) _IFC_REG(13) _IFC_REG(14) _IFC_REG(15) _IFC_REG(16) _IFC_REG(17) _IFC_REG(18) _IFC_REG(19) _IFC_REG(20) _IFC_REG(21) _IFC_REG(22) _IFC_REG(23) _IFC_REG(24) _IFC_REG(25) _IFC_REG(26) _IFC_REG(27) _IFC_REG(28) _IFC_REG(29) _IFC_REG(30) _IFC_REG(31) ".iflt \\var\n\t" ".error \"Unable to parse register name \\r\"\n\t" ".endif\n\t" ".endm")
long long int64_t
Definition coverity.c:34
int64_t i
Definition asmdefs.h:104